Trending

Microsoft outpaces design complexity with shift-left DRC verification

The most successful semiconductor companies define that the increasing complexity of integrated circuits designs (IC) attracts traditional design base examination (DRC). The “construction according to the frequent correction” approach, which was working well for the simplest planning, now creates bottlenecks at the time of operation and resources, which hinders the ability of the design teams to verify its advanced designs efficiently and meet the aggressive time goals of the market. To excel this design complexity, the main semiconductor companies are constantly looking for effective tools of ecosystem partners. Siemens EdaEDA’s main e -design company (EDA) has presented a new and powerful strategy to check the left, which they evaluated and announced that it was converting in the game for the early design stages.

How to address the left of the transformation modern challenges IC design

The electronics industry operates continuously, starting and changing the basic aspects of integrated circles. The entire ecosystem interacts and moves the improvements that lead to ICS faster, smaller and more powerful. For physical design and verification of layouts before manufacturing, we can once rely on a manual dedicated process. This way has been made for very automatic design and hierarchical series for multi -layer design. Since the different design components are developed through the different design teams in different timelines, it has become very difficult to obtain a design that is fully assembled available for comprehensive verification. In addition, the volume and complexity of the rules of advanced operations today exacerbated the operating time and calculating the required decisive design base requirements (DRC) required before manufacturing.

The solution lies in changing the audit steps earlier in the design process – a strategy known as “left transformation”. By transferring the verification closer to the source of design changes, the left transformation methods can significantly reduce the correction time, manage incomplete data and accelerate the path to the tape. The operating time and memory teams are between the operation of the traditional Democratic Republic of the Congo and the operation of DRC from the left, as shown in Figure 1.

Figure 1. Running time and memory NMDRC Recon (orange tapes) compared to NMDRC (blue bars).Siemens Eda

The main conductor companies have achieved success in Siemens EDA, which is called Caliber DRC Recon. The key to the effectiveness of this tool lies in its ability to determine and operate local rules only in the range, rather than carrying out a comprehensive freezing examination through the entire design. The “local checks” approach significantly reduces the requirements of operating time and devices compared to the traditional Democratic Republic of the Congo.

To complete the local checks approach, designers can also use the auto specifications feature to determine and exclude the areas of the design known to be incomplete, which removes it from verifying false violations that does not slow down the verification process. This is the technique of gray pleasures that were achieved with the dates of cars as shown in Figure 2.

DRC’s success story for shift in the left

A leading technical company has witnessed the benefits of adopting the left -wing air verification strategy using Caliber Drc Recon. The design team enables the operating time and devices significantly while enhancing its total productivity. Designers began using Caliber NMDRC Recon at the ground plan stage, then in the stage of material implementation. By this point, most designs were clean of short pants on energy and ground networks. They were able to arrest any early problems, while it was still easy to fix directly in their design environment. Since these repairs were used using the micro -caliber rules for registration, the team knew that the results were very reliable and accurate. Figure 3 shows the operating time improvements of the various democratic Republic of the Congo.

About a series of boxes closeFigure 3. Operating times are significantly reduced when using DRC-Left Shift.Siemens Eda

The designer’s experience shows the power of the left at work. By taking advantage of the approach of local checks and complementary features such as automatic parallel materials and Dist-Deck, the team enables the team to accelerate their design repetitions and reduce market time.

The operating time improvements were significant, as the Shift-Left DRC provides up to 15 times compared to the performance of the traditional Democratic Republic of the Congo. Moreover, memory use was reduced by up to 18 times, allowing the design team to increase the use of their account resources to the maximum.

Embrace the left -shift mentality of IC design faster

As IC designs continue to complicate, the design teams can no longer rely on the traditional methods of the Republic of the Congo to keep up with. The lower left verification strategy provides a convincing solution that addresses the main challenges facing modern design organizations.

By focusing on local tests, taking advantage of the dates of cars, and improving parallel implementation, the DRC-RIFT-Left speeds up the design and verification process, and simplifying error correction and ultimately, brings innovative products to the market faster. The case study is a strong testimony to the transformative effect of this approach, which highlights important productivity gains and improving efficiency that design teams can achieve.

Embrace the leftist transformation mentality of physical verification will be very important to the design teams that look forward to staying at the top of the curve. Siemens EDA’s advanced DRC Eda tool provides an installed forward, as they prepare designers on the capabilities they need to move in modern IC design complications and provide their advanced products to the market at an unprecedented and efficient speed.

Related Articles

Leave a Reply

Your email address will not be published. Required fields are marked *

Back to top button